JAN 2 6 2005

PTC/SB/08A (10-01)
Approved for use through 10/31/2002. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

¢

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 1 of 7

Complete If Known			
Application / Conf. No.	10/084,569 /	7959	
Filing Date	February 27, 200	2	
First Named Inventor	Ahmad R. Ansari		
Art Unit	2185		
Examiner Name	Unknown		
Attorney Docket Number	X-987 US		

	U.S. PATENT DOCUMENTS					
Examiner Initials*	Cite No.1	Document Number Number - Kind Code (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Floures Appear	
		US- 4,758,985	07-19-88	Carter		
GK.		US- 5,142,625	08-25-92	Nakai		
Mr.		US- 4,855,669	08-08-89	Mahoney		
m		US- 34,363	08-31-93	Freeman		
m		US- 5,072,418	12-10-91	Boutaud et al.		
M		US- 5,274,570	12-28-93	lzumi et al.		
CH.		US- 5,550,782	08-27-96	Cliff et al.		
1911		US- 5,347,181	09-13-94	Ashby et al.		
734		US- 5,339,262	08-16-94	Rostoker et al.		
		US- 5,311,114	05-10-94	Sambamurthy et al.		
OH.		US- 5,504,738	04-02-96	Sambamurthy et al.		
7///		US- 5,552,722	09-03-96	Kean		
75/1		US- 5,361,373	11-01-94	Gilson		
M		US- 5,537,601	07-16-96	Kimura et al.		
1111		US- 5,457,410	10-10-95	Ting		
M	·	US- 5,740,404	04-14-98	Baji		
M	<del></del>	US- 5,581,745	12-03-96	Muraoka		
7/1		US- 5,742,179	04-21-98	Sasaki		
M	·	US- 5,600,845	02-04-97	Gilson		
m		US- 5,574,930	11-12-96	Halverson Jr., et al.		

- 77	FOREIGN PATENT DOCUMENTS					
Examiner Cite No.	Cite	Foreign Patent Document	Publication Date	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Bources Appear	Τ.
		Country Code * -Number * -Kind Code * (il knawn)	MM-DD-YYYY			1
111		EP 0315275 A2	10-05-89	LSI Logic		$oldsymbol{oldsymbol{oldsymbol{oldsymbol{\Box}}}$
7/1		WO 93 25968 A1	12-23-93	Furtek		
2		EP 0 905 906 A2	03-31-99	Lucent		
224		EP 1 235 351 A1	08-28-02	Matsushita Electric		_
						+
						+
						I
			-			

Examiner Signature And Coll Date Considered 7-6-05

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, P.O. Box 1450, Alexandria, Virginia, 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia, 22313-1450.

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Applicant's unique citation designation number (optional). See Kinds of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. Applicant is to place a check mark here if English language Translation is attached.

PTO/SB/08A (10-01)
Approved for use through 10/31/2002. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE offection of information unless it contains a vote CAMP account.

Substitute for form 1449A/PTO

## INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

of Sheet

m 1449A/PTO			Complete If Known			
			Application / Conf. No.	10/084,569 / 7959		
ATION DISCLOSURE IENT BY APPLICANT many sheets as necessary)		CLOSURE	Filing Date	February 27, 2002		
			First Named Inventor	Ahmad R. Ansari		
		LIOAIII	Art Unit	2185		
		essary)	Examiner Name	Unknown		
2	of	7	Attorney Docket Number	X-987 US		

		OTHER - NON PATENT LITERATURE DOCUMENTS	
Examiner Initials *	Cite No <sup>-t</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	Τż
		SAYFE KIAEI et al., "VLSI DESIGN OF DYNAMICALLY RECONFIGURABLE ARRAY PROCESSOR-DRAP," IEEE, February 1989, pp. 2484-2488, V3.6, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		VASON P. SRINI, "FIELD PROGRAMMABLE GATE ARRAY (FPGA) IMPLEMENTATION OF DIGITAL SYSTEMS: AN ALTERNATIVE TO ASIC," IEEE, May 1991, pp. 309-314, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	_
_		G. MAKI et al., "A RECONFIGURABLE DATA PATH PROCESSOR," IEEE, August 1991, pp. 18-4.1 to 18-4.4, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	-
		JACOB DAVIDSON, "FPGA IMPLEMENTATION OF RECONFIGURABLE MICROPROCESSOR," LEEB, March 1993, pp. 3.2.1 - 3.2.4, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		CHRISTIAN ISELI et al., "BEYOND SUPERSCALER USING FPGA's," IEEE, April 1993, pp. 486-490, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
-		P.C. FRENCH et al., "A SELF-RECONFIGURING PROCESSOR,"; IEEE, July 1993, pp. 50-59, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	,
4		Christian Iseli et al., "SPYDER: A RECONFIGURABLE VLIW PROCESSOR USING FPGA's." IEEE, July 1993, pp. 17-24, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
-		MICHAEL I. WIRTHLIN et al., "THE NANO PROCESSOR: A LOW RESOURCE RECONFIGURABLE PROCESSOR," IEEE, February 1994, pp. 23-30, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		WILLIAM S. CARTER, "THE FUTURE OF PROGRAMMABLE LOGIC and ITS IMPACT ON DIGITAL SYSTEM DESIGN," April 1994, IEEE, pp. 10-16, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		ANDRE' DEHON, "DPGA COUPLED MICROPROCESSORS: COMMODITY ICs FOR THE EARLY 2157 CENTURY, "IEEE, February 1994, pp. 31 - 39, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		OSAMA T. ALBAHARNA, "AREA & TÎME LIMITATIONS OF FPGA-BASED VIRTUAL HARDWARE," IEEE, April 1994, pp. 184 - 189, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	

Examiner Signature	andCli	Date Considered 7-6-0	<u></u>

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>&#</sup>x27;Applicant's unique citation designation number. 'Applicant is to place a check mark here if English language Translation is attached.

JAN 2 8 ZOUS AT TRADENDA

PTC/SB/08A (10-01)
Approved for use through 10/31/2002. OMB 0651-0031
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

of information unless it contains a valid OMB control numb Complete If Known Substitute for form 1449A/PTO 10/084,569 7959 Application / Conf. No. February 27, 2002 INFORMATION DISCLOSURE Filing Date **First Named Inventor** Ahmad R. Ansari STATEMENT BY APPLICANT Art Unit 2185 (use as many sheets as necessary) **Examiner Name** Unknown Attorney Docket Number X-987 US of Sheet

	OTHER - NON PATENT LITERATURE DOCUMENTS				
Examiner Initials *	Cite No <sup>-1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, megazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²		
		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.			
DUP		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-109 to 2-117, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.			
DUG		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-9 to 2-18; 2-187 to 2-199, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.			
DOG		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-107 to 2-108, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.			
		CHRISTIAN ISELI et al., "AC++ COMPILER FOR FPCA CUSTOM EXECUTION UNITS SYNTHESIS," 1995, pp. 173-179, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997			
A		INTERNATIONAL BUSINESS MACHINES, "POWERPC 405 EMBEDDED PROCESSOR CORE USER MANUAL," 1996, 5TH Ed., pp. 1-1 TO X-16, International Business Machines, 1580 Rout 52, Bldg. 504, Hopewell Junction, NY 12533-6531.			
H		YAMIN LI et al., "AIZUP-A PIPELINED PROCESSOR DESIGN & IMPLEMENTATION ON XILINX FPGA CHIP," IEEE, September 1996, pp 98-106, 98-106, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997			
M		RALPH D. WITTIG et al., "ONECHIP: AN FPGA PROCESSOR WITH RECONFIGURABLE LOGIC, April 17, 1996, pp 126-135, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997			
M		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," January 27, 1999, Ch. 3, pp 3-1 TO 3-50, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124			
M		WILLIAM B. ANDREW et al., "A FIELD PROGRAMMABLE SYSTEM CHIP WHICH COMBINES FPGA & ASIC CIRCUITRY," IEEE, May 16, 1999, pp. 183-186, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997			
AL		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 2000, Ch. 3 pp 3-1 TO 3-117, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124			
Examir Signatu	ier ire	Date Considered 7-6-05			

\*EXAMINER: Initial/if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

<sup>&#</sup>x27;Applicant's unique citation designation number. 'Applicant is to place a check mark here if English language Translation is attached.

JAN 2 8 2015

PTO/SB/08A (10-01)
Approved for use through 10/31/2002. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
offician of information unless it contains a valid OMB control number.

Complete if Known Substitute for form 1449A/PTO Application / Conf. No. 10/084,569 7959 February 27, 2002 INFORMATION DISCLOSURE Filing Date First Named Inventor Ahmad R. Ansari STATEMENT BY APPLICANT Art Unit 2185 (use as many sheets as necessary) **Examiner Name** Unknown Attorney Docket Number X-987 US

	OTHER - NON PATENT LITERATURE DOCUMENTS				
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	Τ'		
		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 2000, Ch 3, pp 3-7 TO 3-17; 3-76 TO 3-87, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.			
A		INTERNATIONAL BUSINESS MACHINES, "PROCESSOR LOCAL BUS" Architecture Specifications, 32-Bit Implementation, April 2000, First Edition, V2.9, pp. 1-76, IBM Corporation, Department H83A, P.O. Box 12195, Research Triangle Park, NC 27709			
JA .		XILINX, INC., "VIRTEX II PLATFORM FPGA HANDBOOK, December 6, 2000, v1.1, pp 33-75, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.			
S		CARY D. SNYDER et al., "XILINX'S A-TO-Z SYSTEM PLATFORM," Cahners Microprocessor Report, February 26, 2001, pp 1-5, Microdesign Resources, www.MDRonline.com, 408-328-3900.			
·					
Examin Signatu		Date Considered 7-6-05	$\overline{\gamma}$		

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>&#</sup>x27;Applicant's unique citation designation number. Applicant is to place a check mark here if English language Translation is attached.